ASIC Bodily Design Engineer Job at Synopsys (ID: 8616)





Job description:

Synopsys is hiring for the submit of ASIC Bodily Design Engineer.

Necessities:

  • You’re a extremely motivated particular person with a ardour for technological innovation and steady enchancment.
  • You thrive in a fast-paced surroundings and are wanting to contribute to cutting-edge tasks.
  • You possess a stable engineering understanding of the underlying ideas of IC design and have sturdy data of the total design cycle from RTL to GDSII, together with the event of timing constraints.
  • Your experience within the implementation flows and methodologies for deep sub-micron designs is unparalleled.
  • You will have expertise in high-performance digital design, CAD, high-speed design, low-power design, and high-speed clock design and distribution.
  • You will have a confirmed monitor file of contributing to venture tape-outs and are proficient in timing closure and sign integrity.
  • Your software program and scripting expertise (Perl, Tcl, Python) are top-notch, and you’ve got data of CAD automation strategies.
  • You’re a group participant who can interface with the bigger product group to know design constraints, deliverable codecs, and buyer necessities.
  • With at the very least 2+ years of bodily design expertise, you may have hands-on expertise with the design of advanced ASSP and COT designs and are accustomed to Synopsys instruments, flows, and methodologies.

Duties and tasks:

  • Flooring planning, energy planning, placement, and optimization
  • Clock tree constructing and optimization
  • Routing and optimization
  • Timing constraints closure, synthesis, and formal verification
  • Extraction, IR drop evaluation, EM evaluation, and sign integrity
  • Bodily verification and stream improvement for superior expertise nodes

The Influence you’ll have:

  • Improve the most effective practices of the bodily design stream
  • Contribute to the profitable implementation of high-performance digital designs
  • Drive improvements in low-power design and high-speed clock distribution
  • Make sure the integrity and reliability of advanced IC designs
  • Assist the event of cutting-edge expertise that shapes the longer term
  • Collaborate with cross-functional groups to fulfill buyer necessities

 What you’ll want:

  • Stable engineering understanding of IC design ideas
  • Sturdy data of the total design cycle from RTL to GDSII
  • Experience in implementation flows and methodologies for deep sub-micron designs
  • Expertise in high-performance digital design, CAD, high-speed design, low-power design, and high-speed clock design and distribution
  • Confirmed expertise with venture tape-outs and timing closure
  • Proficiency in software program and scripting expertise (Perl, Tcl, Python)
  • Information of Synopsys instruments, flows, and methodologies

Traits:

You’re a detail-oriented, revolutionary thinker with glorious problem-solving expertise. You will have a collaborative mindset and might work successfully in a team-oriented surroundings. Your sturdy communication expertise allow you to convey advanced technical ideas clearly. You’re adaptable, constantly searching for to enhance your expertise and data. You’re devoted to delivering high-quality outcomes and are motivated by the chance to work on cutting-edge expertise.

In regards to the group:

You may be a part of a dynamic group targeted on bodily design and implementation. Our group is devoted to pushing the boundaries of expertise and innovation. We work collaboratively to resolve advanced design challenges and ship high-performance options. Becoming a member of our group means being a part of a supportive surroundings the place your contributions are valued, and your development is inspired.

Job/Req. ID: 8616

Firm: Synopsys

Location: Hyderabad, Telangana

Job Class: VLSI Engineering

Would you like Job alerts in your Telephone? Be a part of our WhatsApp/Telegram Group






Earlier articleData Expertise Intern | World Industrial Job In Mumbai


Leave a Reply

Your email address will not be published. Required fields are marked *

Back to top button